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Abstract. This work presents a new approach for controlling power
consumption in RF devices. The approach is based on the denition of
application-dependent performance modes for power hungry RF circuits
and a logical control strategy that adjusts the power supply of each cir-
cuit to the mode required by the application. The control strategy uses
embedded sensors, a recursive parameter identication approach and re-
gression models for performance prediction, while demanding minimum
embedded resources for computation. The control strategy is robust with
respect to circuit parametric deviations due to the manufacturing process
or ageing mechanisms. The strategy is illustrated for the case of an RF
LNA using envelop detectors as embedded sensors. Simulation results of
the control strategy at the transistor-level illustrate the energy savings
that can be obtained for an example application.
Key words: Control, parameter identication, ARX models, recursive
least squares method, regression, RF transceivers
1 Introduction
An ecient management of energy consumption is of paramount importance
for battery-operated wireless devices. The autonomy and life span of these de-
vices directly depends on procedures aimed at saving energy. The total power
consumption is largely determined by the radio frequency (RF) front-end, in
particular the power amplier (PA) and the low noise amplier (LNA) that are
found, respectively, in the transmission and reception paths. Achieving high en-
ergy eciency for these components, while maintaining a high degree of linearity,
has been a major issue in low power wireless communications from a hardware
design standpoint [1]. Energy savings can also be obtained using a software-based
control. Most typically, energy hungry components are switched o during idle
times.
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In this work, we will study further energy savings that can be obtained by con-
sidering dierent performance modes for each RF circuit and controlling the re-
quired power supply. Each performance mode of a Circuit Under Control (CUC)
has a dierent power consumption associated with it. The sequence and time
duration of performance modes must be scheduled by the underlying applica-
tion or by demand from the communication network. The implementation of
such an approach is not straightforward. A major challenge is to guarantee the
performance level during each CUC mode by just controlling the power supply
during all the operational life of the device. In fact, for each CUC, parameter
variability, ageing mechanisms and operation disturbances can make dicult to
guarantee the required performance level while only power supply is controlled.
For this, we propose a closed loop logical control scheme to adjust the power
consumption of an RF CUC according to the required performance mode. Since
the CUC performances are not directly available for measurement, the controller
must estimate them, regardless of the RF input and output signals of the CUC.
The control algorithm compares the estimated performances with the target
performances of the desired mode, and acts accordingly on the CUC power
supply. The controller takes as input the signals coming from embedded sensors
placed at the CUC input and output. These signals are used in a recursive
real-time parameter identication algorithm to extract the coecients of the
input/output behavioural model. Regression functions stored in the controller
map the behavioural model coecients to CUC performances.
The rest of this work is organised as follows. Section 2 briey reviews re-
cent works on control, parameter identication and performance prediction for
mixed-signal/RF integrated devices. Section 3 describes the models used by the
controller for parameter identication and performance prediction. The on-line
parameter identication procedure and the logical control strategy are described
in Section 4. Section 5 describes a case-study RF LNA and the embedded sen-
sors. An analytical study of the variation of LNA performances with the power
supply is given and suitable performance modes for this circuit are identied.
Section 6 presents simulation results at the transistor level of the logical control
approach. Finally, some conclusions and directions for future work are given in
Section 7.
2 Related works
Integrated devices in nanometer technologies are highly susceptible to parametric
deviations of the fabrication process, variations of the power supply, environmen-
tal disturbances and ageing eects. To address these problems, there is a rapidly
growing interest on digitally-assisted analog design where digital logic is used to
compensate for loss of mixed-signal/RF performance [2].
On-line parameter identication techniques have recently been considered
for calibration and test of mixed-signal/RF circuits using recursive algorithms.
For example, [3] uses a Sign-Data Least Mean Square (SD-LMS) algorithm for
the calibration and test of a pipeline converter. The technique uses a reference
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ADC, which has high accuracy but low speed, in parallel with the pipeline ADC
under test that operates at high speed but with less accuracy. The input analog
signal is sampled and converted by both ADCs. A calibration block implements
a recursive SD-LMS algorithm that takes as input the output of the pipeline
ADC and the sign of the error committed between both ADCs. The output of
the calibration block is a digital correction signal applied to the pipeline ADC
in order to minimize the error.
The use of on-line parameter estimation of linear systems from binary data
has partially been addressed in [4]. Nonlinear control for improving RF PA e-
ciency and linearity has been considered in [5]. The use of autoregressive models
and parameter identication for analog test and diagnosis has been considered
in [6, 7].
A dierent paradigm for on-line test and tuning of RF systems has been in-
troduced in [9, 10]. The performances of the CUC are estimated using regression
functions. These functions are obtained through Multi-variate Adaptive Regres-
sion Splines (MARS) and they are implemented in a Digital Signal Processor
(DSP). The input for these functions is provided via embedded sensors that are
placed in specic circuit nodes. The sensors extract characteristic device fea-
tures that are used by the DSP in the regression-based performance prediction
for testing [9] or tuning [10] purposes. In a recent work, [8] considers the tuning
of RF performances using digital signatures. The Hamming distance between
the reference signature and the actual signature is used to control the device,
without the need of performance prediction from the observed responses. A set
of possible operating levels is dened. At each iteration of the control algorithm,
the device changes from one level of operation to another while minimizing the
Hamming distance of the digital signature.
The novelty of our work stems from, rstly, a new procedure that uses both
on-line recursive least mean square (LMS) parameter identication and regres-
sion functions for performance estimation and, secondly, the application of this
procedure for ecient energy consumption in RF circuits for which dierent
performance modes can be dened. Through signal converters for power sup-
ply control and sensor response measurement, we demonstrate a logical control
algorithm that requires minimum digital resources for computation.
3 Model building
The models required for the online logical control of a CUC must be computed
at the design stage. These models include:
l a behavioural input/output model of the CUC, and
l a nonlinear model that links the set of parameters in the behavioural model
to the performances of the CUC.
Figure 1 illustrates the procedure for the construction of these models. Monte
Carlo simulation of N samples of the CUC (which includes the embedded sen-
sors) is considered. For each sample i, the set of performances Pi are calculated
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by simulation. In addition, a transient simulation of the CUC is also carried
with a persistently exciting input sequence u(k) that covers the frequency range
of the CUC. This is typically a Gaussian stimulus up converted to the CUC
central frequency. The output sequence yi(k) is obtained via the embedded sen-
sor, typically an envelop detector. For the set of N CUC samples, we obtain
the set of performances P = fP1; : : : ; PNg and the set of output transient se-
quences Y = fy1(k); : : : ; yN (k)g. For a given model structure with m parame-
ters, an identication algorithm uses the input sequence u(k) and the resulting
set of output sequences Y to estimate the set of behavioural model parameters
 = f1; : : : ; Ng, where i = f1i ; : : : ; mi g corresponds to the set of m be-
havioural parameters for the i-th sample. Finally, from the set of performances
P and the set of behavioural model parameters , nonlinear regression is used
to compute a performance prediction model.
Performance
prediction model
Nonlinear
regression
Circuit performance 
simulation
Y
Sampling of 
process & design
parameters
Identification
Algorithm
Behavioural model
Θ=[Θ  ,...,Θ   ]
P
Θ
Circuit transient
simulation
N
1 N
Fig. 1. Model building during the design phase.
In Figure 1, the structure of the behavioural model for the identication
algorithm is known a priori. In practice, the structure of this model may be
obtained after several iterations until the most accurate prediction models are
obtained.
3.1 Behavioural input/output model
Behavioural modelling aims to nd a mathematical relationship between the in-
put/output transient sequences of the CUC. In this work we will use autoregres-
sive models, so that the input/output relationship of the ith sample is expressed
as
yi(k) = f(i(k); i); (1)
i(k) = [yi(k   1); : : : ; yi(k   ny); u(k   1); : : : ; u(k   nu)]: (2)
where i(k) denes rst order regressors that consider the memory of the model.
It contains nu previous values of u(k) and ny previous values of yi(k). i is the
parameter vector of the model. In most practical cases, the behavioural model is
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nonlinear with respect to the parameters. In this work, a priori knowledge of the
CUC (e.g. an LNA) allows us to restrict the study to dynamic models that are
linear with respect to the parameters and function f(:) has a polynomial form.
To nd the model structure, we apply the identication algorithm indicated
in Figure 2. Some algorithm constants are xed by the user according to his a
priori knowledge of the CUC. These include the maximum memory allowed for
the input sequence u(k) and the output sequence y(k), respectively, nu max and
ny max. Also, since the model can be nonlinear with respect to the input, the
maximum powers that can be applied for the input values u(k   j) and output
values y(k j) in the expression of the polynomial function f(:), respectively, pu
and py, are also given as constants. The model structure of the i
th CUC sample
will now contain higher order regressors given by Equation 3:
i(k) = [u(k   1); : : : ; u(k   nu max); : : : ; u(k   1)pu ; : : : ; u(k   nu max)pu ;
yi(k   1); : : : ; yi(k   ny max)py ]: (3)
The algorithm searches a model structure that contains regressors constructed
from these variables. Each regressor has a weight wj associated with it. These
weights are used in the objective function to penalize or encourage the corre-
sponding regressor. They are proportional to the memory and the exponential
power of the variables in the regressor.
Begin
Initialization
nu = 0 ; ny = 0 ;
For each circuit :
* Create the regression matrix (A)
* Determine the weight of each regressor
* Least square estimation of θ
* Calculate the determination coefficient R
of the actual regression model
* Calculate the objective function
    min Z = α (1-mean(R  )) + (1- α) S
Z < Z_min
Z_min   = Z  ;
nu_min = nu ;
ny_min = ny ;
nu<=nu_max
ny<=ny_max
nu = nu + 1 ;
ny = ny + 1 ;
End
Yes
2
2
No
Fig. 2. Identication algorithm for deriving an input/output model structure
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The identication algorithm is based on LMS estimation of the parameter
vector i of the behavioural model, that is, the value of i that minimises the
regression error "i in
Yi = Aii + "i; (4)
where
Yi =
0B@ yi(k   1)...
yi(k   nmax)
1CA (5)
is the output sequence of length nmax of the i
th sample of the CUC, nmax =
maxfnu max; ny maxg and
Ai =
0B@ 
T
i (k)
...
Ti (nmax + 1)
1CA (6)
is the regression matrix composed of vectors of the form of Equation 3, which
are monomial terms of polynomial f(:) in Equation 2.
The LMS estimation of i is given by
^i = (A
T
i Ai)
 1ATi Yi: (7)
The quality of the regression is quantied by the determination coecient R2i ,
given by
R2i = 1 
"Ti "iP
k(yi(k)  yi)2
: (8)
Finally, a multi-objective cost function is used in the identication algorithm
to select the most suitable model structure. This function is given by
Z = (1  1
m
mX
i=1
R2i ) + (1  )S; (9)
where  is a weighting factor for the two criteria of the objective function. S is
a criterion used to penalize the complexity of the behavioural model structure
as follows
S =
P
j2selected model wjP
l2full model wl
; (10)
where the numerator corresponds to the sum of the weighting factors of the
regressors in the selected model, and the denominator to the sum of the weighting
factors in a full model that contains all possible regressors.
3.2 Nonlinear performance prediction model
Nonlinear regression is performed to obtain a relationship between each perfor-
mance in the set P of CUC performances, and the set  of estimated parameter
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vectors as shown in Figure 1. Simple functions are required in order to minimise
the computation resources required on-chip. For this, we use a kind of Branch
and Bound algorithm to explore a predened space of regressors. These regressors
use as variables the coecients  of the model structure. The predened space
is limited to second order polynomial regressors. The steps of this algorithm for
obtaining the regression functions for each performance are as follows:
l Circuit data (P,) are randomly separated into training and validation sets.
l The complete space of regressors is considered to form a reference regres-
sion matrix. Each column of this matrix corresponds to a regressor that is
weighted according to its complexity given by the sum of the power of the
involved variables. An initial value of predicted performances is obtained us-
ing the best correlated column of this matrix with the performance we want
to predict.
l The algorithm keeps track of two subsets of columns: a subset of columns
currently accepted in the model and a subset of columns in the reference
matrix that have not yet been considered.
l In each iteration of the algorithm, the column of the reference matrix that is
best correlated with the regression error obtained in the previous iteration
is added to the model and LMS parameter estimation is performed.
l An objective cost function is calculated from the determination coecient
R2 and the complexity of the model as in Equation (9).
l If a considerable improvement of the objective function is found, a new
iteration is considered with the current model, otherwise we return to the
previous model and another column is tried.
l The algorithm stops once there are no further columns to try (the space of
regressors has been explored).
4 Adaptive logical control
The control of the CUC can be done either concurrently with the system nor-
mal operation, or during idle times using the same test sequence considered in
the design phase (in this last case, the Gaussian-like persistently exciting input
sequence will be generated by the controller, which can allow the extraction of
a more precise behavioural model). As shown in Figure 3, the input/output se-
quences obtained via the embedded sensors are used by the controller to estimate
the parameters of the CUC behavioural model from which the performances are
predicted.
4.1 Recursive parameter identication
For online and oine estimation of the parameter vector  of the behavioural
model, we use a recursive LMS algorithm that process data on the y, thus
saving memory resources, and which requires only additions and multiplications
by a constant. The algorithm is initialized as
(0) = 0; Q(0) = I; (11)
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CUC
ADC
ADC Recursive
Identification
RFIN
y(k)
u(k)
Performance
Prediction
θ
-ΔVdd
+ΔVdd
Mux
+
Voltage 
Regulator
P
Specs
Z -1
^
Logical control
Bloc
Output
Sensor
Input
Sensor
RFOUT
^
≥
Fig. 3. Adaptive logical control strategy.
where Q(0) is an initial variance-covariance matrix formed by multiplying the
identity matrix (I) by a positive constant  (as discussed in Section 6). The
classical recursive LMS algorithm is as follows
K(k) =
 1 Q(k 1) 0(k)
1 +  1 0T (k) Q(k 1) 0(k)
; 0   1
"(k) = y(k)   0T (k) ^(k 1)
^(k) = ^(k 1) +K(k) "(k) (12)
Q(k) =  1 Q(k 1)    1 K(k) 0T (k) Q(k 1);
where 0T (k) is a subset of the structure given by Equation (3), according to
the selected model structure. The recursive parameter estimation stops once
convergence is reached ("(k) is smaller than a given constant) or a pre-dened
number of iterations is attained.
4.2 Logical control strategy
The logical control is not intended to be permanently on. It is activated when the
application sets a new performance mode for the CUC which requires a dierent
CUC power supply. The control follows an iterative algorithm that starts with
the CUC power supply set at the maximum value. During each iteration, the
behavioural parameters ^ are estimated by the LMS recursive algorithm and
used by the regression equations to predict the CUC performances P^ . These
are in turn compared with the specications required by the new performance
mode. If the specications are met, the power supply of the CUC is reduced by
a pre-dened value V dd and a new iteration is considered. Otherwise, if the
specications are not met, the power supply is incremented by a value V dd
and the control stops.
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5 Case Study
5.1 LNA : Low Noise amplier
Our CUC case-study is a Low Noise Amplier (LNA) used in the 802.11g stan-
dard receivers that work in the 2.4 GHz ISM BAND. The LNA topology is
presented in Fig. 4. This inductive degenerated cascade structure is compatible
with narrow band applications and oers WiFi performances. The biasing stage
of the circuit is formed by resistors R1, R2 and transistor M3. With the use of
gate and source inductances, a real part of the input impedance can be gener-
ated without the need of actual resistances. Thus, inductors Lg and Ls provide
appropriate input matching at 50 
. Using this topology we can match the cir-
cuit without adding noise which implies a lower noise gure of the LNA. The
gain stage is composed by M1 and M2. M1 provides the high gain, whereas M2
isolates the input from the output, reducing the Miller capacitor and eliminating
the dependency between the gate-drain capacitance and the drain inductance.
Increasing the reverse isolation is important for: (1) lowering the eect of the
Local oscillator leakage produced by the following mixer, and (2) minimizing
the feedback from the output to the input. At the output of the circuit, the par-
allel Ld-Cd tank resonates at 2.4GHz and the resistor Rd controls the gain at
this frequency. The LNA is designed using the 0.25 um BiCMOS7RF technology
provided by ST Microelectronics. The principle performances of the LNA at 2.4
GHz are: Gain>12 dB, NF <1.6 dB and IIP3 >5.9 dBm.
Cd=
500 IF
RF
in
R1 = 650 Ω
RF
out
Ld = 
3.1 nH
M1
200/0.35
M2
Rd =
 400Ω
Ls = 700 pH
200/0.35
Lg = 9.7
R2 = 3 kΩ
Vdd
10 pF
100/0.35
M3
1 pF
Fig. 4. LNA schematic.
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5.2 Envelope Detector
Dierent sensors that extract RF power and convert it into a low-frequency
signal for BIST purposes are available in the litterature [11][12][13]. We have
developed an envelope detector, with a very simple architecture, based on the
following design constraints: (a) minimum silicon area overhead, (b) high input
impedance in the frequency range of interest to avoid undesired loading of the
CUC, (c) high dynamic range suitable for testing dierent on-chip CUCs, and
(d) wide band of operation to monitor CUCs that work at dierent frequencies
involved in the system. This circuit consists of two stages as shown in Fig.5.
Vdd
P2
7/0.4
R2 = 800Ω Vrms
R1=8 kΩ C2 = 1pF
Ipol
1/0.4
M2 M1
0.8/0.4
P1
0.8/0.4C1=100fF
RFin
P3
0.4/0.25
Fig. 5. CMOS envelope detector.
The rst stage is a rectier that performs half-wave rectication on the cur-
rent delivered at the source of the transistor M2. The half-wave rectier works
as follows. The operating point of the transistor M2 is controlled by the bias
current Ipol which ows through the diode-connected transistor M1. The dier-
ence between the xed gate voltage of M2 and its source voltage is very close
to its threshold voltage, such that M2 is at the verge of conduction. When the
current passing thought the source of M2 is positive, transistor M2 is o and
the current passes entirely through transistor P1 to the ground. During the neg-
ative half-cycle, the source voltage of M2 decreases which activates M2. During
this half-cycle, the current owing through M2 is copied and amplied through
the current mirror formed by transistors P2 and P3. It is important to note
that the sensitivity of the detector is mainly controlled by Ipol. In particular,
as this current is reduced, the rectier is sensitive to smaller signal amplitudes
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and this characteristic is critical in an on-line monitoring scenario when the en-
velope detector is related to the input of the LNA. On the other hand, a main
challenge exists between the high dynamic range of the envelope detector and
its sensitivity. In the second stage, the amplied current is converted to voltage
through Rout which is equivalent to the output resistor rds of the transistor P3
in parallel with the resistor R1. Finally, in the low pass lter R2-C2 a compro-
mise exists between the time constant of the settling response and the ripple
in the output voltage. The envelope detector has the following characteristics:
an input impedance equal 1.5-11 kOhms in the band of operation 500 MHz -10
GHz, an input dynamic range of 35 dB and an area equal to 2170 m2, which
corresponds to 0.543 % of the area of the LNA. Figure 6 plots the input-output
characteristic of the envelope detector for the two edges of the frequency band.
Furthermore, the study of the impact of the envelope detector on the LNA spec-
ications is achieved by simulating the LNA performances with and without the
envelope detector. The analysis shows just a low degradation thanks to the high
impedance at the input of the envelope detector.
-30                       -10                        10                         30                
3.0
2.5
2.0
1.5
1.0
0.5
0.0
RF input power (dBm)
O
u
tp
u
t 
R
M
S
 V
o
lt
a
g
e
 (
V
)
500MHz
10 GHz
Fig. 6. Input-output characteristic of the envelope detector.
5.3 Variation of performances with the power supply voltage
Input matching and input reection parameter (S11). The input reec-
tion parameter reects the matching at the input of the LNA. This parameter
is principally inuenced by the input impedance. As the input impedance of the
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LNA gets closer to 50 
, S11 becomes more negative. From the small signal
model shown in Figure 7, the input impedance of the LNA is calculated as
 V in+ Iin
sCin
+
Iin
sCgs
+ sLg Iin+ sLs (Iin+ gm1 V gs) = 0 (13)
with s=jw, Cin is the input capacitor, Cgs is the gate to source voltage, Lg and Ls
are respectively the gate and the source inductance and gm1 is the transconduc-
tance of transistor M1 (notice that the transconductance of the overall cascode
topology is equivalent to the transconductance of transistor M1).
+
-
ZoutCgs
Lg
Ls
Cin
Rs
gm .Vgs
Vsource
1Vin
Fig. 7. Small signal model of the LNA
Since
V gs =
Iin
sCgs
(14)
Equation (13) can be written as
 V in+ Iin( 1
sCin
+
1
sCgs
+ sLg + sLs+
gm1 Ls
sCgs
) = 0: (15)
Since Cgs is very small compared to Cin
1
sCin
+
1
sCgs
 1
sCgs
; (16)
the input impedance of the circuit is approximately given by
Zin  V in
Iin
=
gm1 Ls
Cgs
+ s(Ls+ Lg) +
1
sCgs
: (17)
In order to accomplish the impedance-matched conditions at w0 (equal to 2.4
GHz in our case), the LNA is designed such that the following condition is
satised
w0(Ls+ Lg) =
1
w0Cgs
: (18)
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Thus, at 2.4 GHz the input impedance becomes
Zin =
gm1 Ls
Cgs
(19)
which is the real part that should be equal to 50
. From Equation (19) we can
deduce that Zin is proportional to the transcanductance gm1 as given by
gm1 = 2 Kn
W
L
(V gs  V t): (20)
The term Kn W/L is technology dependent. Vgs is controlled by the biasing
stage of the circuit which is proportional to the power supply voltage, therefore
gm1 is directly proportional to the power supply voltage. At 3.3V the LNA is
designed to be matched at 50
. Once the power supply voltage decreases, the
input impedance will decrease and it will be far away from its initial value 50

which degrades the input reection parameter S11, then S11 increases.
Gain (S21). The LNA is the rst gain stage in a receiver system. It must
amplify the very low amplitude signal from the antenna adding a minimum
amount of noise. The gain of the LNA is of critical importance. We will derive
next the relation between the power supply voltage and the gain. The small
signal analysis shows that
V out =  Zout gm1 V gs =  Zout gm1 Iin
sCgs
(21)
with
Zout = Cd==Ld==Rd==rds (22)
rds is the output impedance of the cascode stage given by
rds = rds1:rds2:gm2 (23)
where rds1 is the output impedance of the transisor M1, rds2 is the output
impedance of the transistor M2 and gm2 is the transconductance of transistor
M2. From Equations (17) and (21)
V out =
 Zout gm1 1sCgs V in
Zin
: (24)
Also, from Figure 7 we can deduce that
 Vsource +Rs:Iin+ Vin = 0 (25)
and
Vin =
Vsource Zin
Rs+ Zin
: (26)
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From Equations (24) and (26)
Vout =
 Zout gm1 1sCgs Zin Vsource
(Rs+ Zin) Zin
(27)
and the gain of the LNA becomes
Gain =
V out
V in
=
 Zout gm1 1sCgs
Rs+ gm1 LsCgs + s(Ls+ Lg) +
1
sCgs
: (28)
At the resonant frequency and under impedance-matched conditions
w0(Ls+ Lg) =
1
sCgs
(29)
gm1 Ls
Cgs
= Rs: (30)
Finally, by substitution in Equation (28) we obtain
Gain =
V out
V in
=
 Zout gm1 W0 (Lg + Ls)
2 Rs
: (31)
Hence we can see that the gain of the LNA is proportional to the tranconduc-
tance gm1, which in turn is directly proportional to the power supply voltage.
Thus, as the power supply voltage increases, the gain increases.
Noise Figure (NF). According to the Friis equation in a chain of n stages,
the overall noise factor of the chain is expressed as
Ftotal = F1 + (
F2  1
G1
) + (
F3  1
G1G2
) + :::+ (
Fn  1
G1G2::::Gn
): (32)
This formula allows us to highlight the importance of the noise factor (F1)
and the gain (G1) of the rst block of a chain. It mainly determines the entire
system noise. In order to dene the dependence between the noise gure and the
power supply voltage, we consider the noise model shown in Figure 8. We will
use this model to calculate the ratio of the total noise power at the output to
the noise power at the output due only to the input source. This ratio represents
the noise factor [14].
Neglecting the 1/f noise and the gate noise, the input noise will be generated
by the source resistor
V 2nRs(f) = 4:k:T:Rs (33)
with k the Boltzman constant, and T the absolute temperature. So the output
noise power due to the input noise is given by
V 2o = V
2
nRs(f): Gain
2: (34)
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Fig. 8. Equivalent noise model ignoring gate noise
Additional output noise power comes from the thermal noise generated in the
channel that can be expressed as
V 2nD(f) = I
2
nD:Zout
2 (35)
with
I2nD(f) = 4:k:T::gm1 (36)
where  is a function of the transistor parameters and is approximated to 2/3
when considering the thermal noise in the channel without the substrate eect.
As a result the noise factor of the LNA in our case study is
F =
V 2nD(f) + V
2
nRs(f): Gain
2
V 2nRs(f): Gain
2
= 1 +
V 2nD
V 2nRs(f): Gain
2
(37)
and using the previous expressions
F = 1 +
4::Rs
gm1:W 20 (Lg + Ls)
2
: (38)
Finally, the noise gure is given by
NF = 10 log(F ) = 10 log(1 +
4::Rs
gm1:W 20 (Lg + Ls)
2
): (39)
This Equations shows that the noise gure is inversely proportional to gm1.
Thus, as the power supply increases, NF decreases.
Non linearity eects (1dB compression). We will derive next an expression
for the 1dB compression point. Let V in(t) be the input signal of a system and
V out(t) its output.The system behaviour can be modelled by
V out(t) = 0 + 1 V in(t) + 2 V in
2(t) + 3 V in
3(t) + :::: (40)
For simplicity, we limit our study to the third harmonic. Considering an input
signal Vin= Ain Cos (w0t) and developing Equation 40, we see that the output
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amplitude of the signal at the fundamental frequency is a non linear function of
the input amplitude
Aout = 1 Ain +
3 3 Ain
3
4
(41)
where 1 is the linear gain of the amplier. Thus in order to calculate the 1-dB
compression, we should calculate the input amplitude A1dB for which the linear
gain decreases of 1dB. For this, the gain equation (41) must be equal to the
linear gain decrease of 1dB
20 log(Gv) +
3 3 A
2
1dB
4
= 20 log Gv   1dB: (42)
Therefore the 1dB compression point is
A1dB =
r
0:145
Gv
3
: (43)
In order to show the dependence between the A1dB and the power supply voltage,
we assume the small input signal V in(t) around the bias (Vgs-Vt) so the output
DC voltage is
V out = Zout ID = Zout
Kn
2
(V gs  V t)2: (44)
For a submicron technology, the channel length is of the same order of magnitude
as the depletion-layer widths (xdD, xdS) of the source and drain junctions. Thus,
taking into account the short channel eects, the drain current is assumed to be
equal to
ID =
Kn(V gs  V t)2
2[1 + (V gs  V t)] : (45)
Kn is a parameter dependent of the technology and  is a factor that represents
the velocity saturation and the mobility degradation. For an input small signal
V in(t) around the bias voltage of the gate of the MOS (Vgs-Vt), the output
Vout becomes
V out = Zout ID(t) = Zout
Kn[V in(t) + (V gs  V t)]2
2(1 + [V in(t) + (V gs  V t)]) : (46)
Since  is very small comparing to 1,
1
1 + [V in(t) + (V gs  V t)]  1 
[V in(t) + (V gs  V t)]
2
(47)
and Equation (46) becomes
V out = K[V in(t) + (V gs  V t)]2(1  [V in(t) + (V gs  V t)]
2
): (48)
Adaptive Logical Control for Ecient Energy Consumption 17
with K = Kn Zout/2. Developing this Equation
V out = K(V g   V t)2   K
2
(V gs  V t)3 + [2K(V gs  V t)  3K
2
(V gs
 V t)2]V in(t) + [K   3K(V gs  V t)
2
]V in2(t)  K
2
V in3(t) (49)
and by comparison to Equation (43), we deduce
1 = 2K(V gs  V t)  3K
2
(V gs  V t)2; (50)
3 =  K
2
: (51)
Thus the 1dB compression is equal to
AIP1 =
s
0:145
2K(V gs  V t)  3K2 (V gs  V t)2
K
2
: (52)
Considering now that  is very small compared to 1 (then 3(V gs  V t)2 can be
ignored), (52) becomes
AIP1 =
r
0:145
4K(V gs  V t)

: (53)
This Equation shows that AIP1 is proportional to the gate bias voltage (Vgs),
therefore, when the power supply voltage decreases, AIP1 decreases.
Non linearity eects (IIP3). We will see next the eect of the power supply
on the third order interception point. Considering Equation 40 for an input signal
Vin = A cos(w1t) + A cos(w2t), we obtain
V out = [1 +
93A
2
4
]Acos(w1(t)) + :::
+
3
4
3A
3cos(2w1  w2) + 3
4
3A
3cos(2w2  w1): (54)
Since 1 is very large compared to
93A
2
4 [14], the input level for which the
output components at w1 and w2 have the same amplitude as those at 2w1-w2
and 2w2-w1 is given by
1AIP3 =
33A
3
4
: (55)
Thus the input IP3 is:
AIP3 =
r
4
3
Gv
3
: (56)
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Using now a similar development as for Equation 43 we obtain
AIP3 =
r
16(V gs  V t)
3
: (57)
As in the case of 1dB compression point, Equation (57) shows the proportionality
between the power supply voltage and the third input intercept point.
Isolation parameter (S12). As we mentioned above, the transistor M2 in-
creases the isolation between the input and the output and as the isolation in-
creases, S12 decreases. In this section we will show the dependency between the
isolation and the power supply voltage. Using the Miller theory, the input-output
impedance can be expressed as
Z = ZMiller[1 G(f)] (58)
where Z is the impedance between the input and the output and G(f) is the gain
at the dened frequency. At the resonant frequency the term 1-G(f) increases as
the power supply increases. This increases the input-output impedance, improv-
ing the isolation, so S12 decreases.
Isolation parameter (S22). S22 is the output port voltage reection coef-
cient. The value of S22 decreases as the adaptation of output impedance ap-
proaches to 50 
. The output LNA impedance of the LNA is calculated by
supposing a ctitious source voltage Vfict at the output that generated a c-
titious current Ifict and then we calculate the output impedance as the ratio
between Vfict and Ifict. Notice that when we calculate the output impedance,
the input source voltage should be grounded and the current source should be
opened in the small circuit analysis thus
Zout = Ld==Cd==Rd==rds1:rds2:gm2: (59)
Since Rd is very small compared to rds1.rds2.gm2, we can deduce that, at the
resonant frequency, the output impedance of the proposed architecture is mainly
controlled by Rd which is independent from the power supply voltage.
5.4 LNA performance modes
The above analysis has been veried by simulation for the case-study LNA.
Figure 9 shows transient-level simulations of the performance variation when
the power supply is varied, for all performances except S22 (which does not vary
signicantly). These variations are in all cases monotonic.
For a typical application, gain and noise gure are the most important LNA
performances to be controlled. S11 and S12 typically have maximum values that
cannot be exceeded (e.g. S11 <  10dB and S12 <  40dB). Similarly, IIP1
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Fig. 9. LNA performances versus power supply.
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and IIP3 have minimum values that cannot be exceeded (e.g. IIP1 >  20dBm,
IIP3 >  10dBm).
As an example, we dene three dierent performances modes: a MAX mode
of maximum power supply, a MIN mode of minimum power supply and an INT
mode of intermediate power supply. In all modes, the above conditions for S11,
S12, IIP1 and IIP3 must be respected. In MAX mode, Gain > 11:5dB and
NF < 1:65dB. In INT mode, Gain > 10dB and NF < 2dB. Finally, in MIN
mode, Gain > 8dB and NF < 2:2dB.
The level of power supply required by each performance mode will be set by
the controller. For later reference, Figure 10 shows the power consumption of
the CUC as a function of the power supply voltage obtained by transistor-level
simulation.
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Fig. 10. LNA consumption versus power supply
6 Simulation results
For building the behavioural and predictive models for the CUC of Figure 4, the
CUC input stimulus is obtained by mixing a Gaussian signal with an average
amplitude of 150 mV, sampled at 10 MHz, with a carrier signal at 2.4 GHz. As
shown in Figure 11, 200 values of u(k) and y(k) are obtained for a simulation
time of 10 us (the mixer and the ADC/DAC converters are considered ideal).
A Monte Carlo transistor-level simulation of the CUC, with N =1000, has
been performed for three dierent levels of power supply: 3.3 V (maximum power
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supply voltage), 2.3 V and 1.3 V. For each level of power supply, the 200 values
of the input/output sequences of each circuit sample are used by the algorithm
of Figure 2 to identify the model structure. In the three cases, the following
model structure has been retained:
y(k) = 0 + 1u(k) + 2u(k)2 + 3u(k)3: (60)
This behavioural model gives a determination coecient R2 higher than 98%
for all 3000 circuit samples. For example, the model identied for the 5-th circuit
sample is given by
y5(k) =  0:03 + 0:78 u(k)  3:37 u(k)2 + 6:76 u(k)3: (61)
Figure 12 compares the value predicted by the model and obtained by simulation
of the circuit for 100 dierent time points. The predicted and the actual values
are very close.
A prediction model is built using Branch and Bound algorithm for each
performance. The prediction equations use only the parameters 0; : : : ; 3 of the
behavioural model to predict the values of all CUC performances, as shown in
Figure 13.
The simulation of the adaptive logical control strategy has been performed by
considering the CUC at transistor-level and the controller modelled in Verilog A.
The CUC is stimulated by the same stimulus described above. Initially, the CUC
is set at the MAX mode, where the maximum power supply of 3.3 V is required.
Next, we simulate the transition to a MIN mode, for which the performances
are specied as indicated in Section 5.4.
Figure 14 shows the dierent iterations of the algorithm. Each iteration lasts
30 us, with the convergence time for the recursive parameter identication al-
gorithm being somewhat smaller. This Figure also illustrates the convergence of
the behavioural parameter 0, for dierent iterations. The choice of values for
the variables in the recursive LMS algorithm is important, in particular 0, 
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and  in Equations (11) and (12). The value of  must be as large as possible.
The closer the value of  to 1 the slower the convergence of the algorithm, but
the variance of ^ after convergence is smaller, oscillating around the optimum
value. If  is closer to 0, the opposite behaviour is observed.
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Fig. 14. Transistor-level simulation of the control strategy.
The circuit performances are estimated by the end of each iteration, once
convergence has been achieved. Figure 14 shows that the control algorithm needs
six iterations to reach a power supply voltage level of 2.3 V for which one of the
specications of the MIN mode is no longer respected. In the next iteration, the
control stops with a power supply voltage level of 2.5 V, since the controller uses
power supply voltage steps of 200 mV (this large value is used here to reduce
simulation time). Table 1 illustrates the evolution of the performances predicted,
and the reduction of power consumption at each level of power supply voltage
(according to Figure 10). For example, the MIN mode with the power supply
controlled at 2.5 V has a power consumption reduction of 54%.
7 Conclusion
This work has presented a new approach for reducing power consumption in
RF devices based on adapting the power supply voltage by means of a logical
control strategy. This strategy relies on embedded sensors, real-time parameter
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Table 1. Performance prediction during logical control.
Vdd Saved Predicted/simulated NF S11 S12 Gain IIP1 IIP3
(V) power(%) values  2:32   10   40  6:2   20   3
3.1V -14
Prediction 1.70 -12.46 -43.65 10.41 -16.29 1.92
Simulated value 1.57 -13.72 -48.37 12.20 -11.61 5.26
2.9V -26
Prediction 1.74 -12.30 -43.23 10.06 -17.09 1.06
Simulated value 1.59 -13.33 -48.17 11.95 -11.83 4.57
2.7V -38
Prediction 1.99 -12.23 -42.99 8.97 -18.58 0.66
Simulated value 1.62 -12.91 -47.90 11.65 -12.03 3.85
2.5V -49
Prediction 2.25 -11.96 -42.88 7.86 -19.70 0.39
Simulated value 1.66 -12.47 -47.54 11.31 -12.19 3.21
2.3V -54
Prediction 2.39 -11.35 -42.90 7.16 -19.73 0.22
Simulated value 1.71 -11.98 -47.08 10.89 -12.26 2.6902
identication and performance prediction, and makes use of simple on-chip re-
sources. Signicant power savings have been demonstrated at the transistor-level
for an RF LNA with dierent performance modes. The control algorithm can
guarantee the required specications for each performance mode, despite circuit
parametric deviations due to the manufacturing process or ageing mechanisms.
Current work is aimed at validating this approach in hardware.
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